

Output 1: AND Gate Simulation

Wave - Default		
	Msgs	
 /andgate/a	1	
 /andgate/b	1	
 /andgate/y	1	

Output 2: OR Gate Simulation

Wave - Default		
	Msgs	
 /orgate/a	0	
 /orgate/b	1	
 /orgate/y	1	

Output 3: NOT Gate Simulation

Wave - Default		
	Msgs	
 /notgate/a	1	
 /notgate/y	0	

Output 4: NAND Gate Simulation

Wave - Default					
		Msgs			
 /nandgate/a	0				
 /nandgate/b	0				
 /nandgate/y	1				

Output 5: NOR Gate Simulation

Wave - Default					
		Msgs			
 /norgate/a	1				
 /norgate/b	1				
 /norgate/y	0				

Output 6: XNOR Gate Simulation

Wave - Default					
		Msgs			
 /xnorgate/a	0				
 /xnorgate/b	0				
 /xnorgate/y	1				

Output : Parity Generator and Checker Simulation

